

**A.C. CHARACTERISTICS** $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = +5\text{V} \pm 5\%$ 


Symbol	Parameter	2732-4 Limits (ns)		2732 Limits (ns)		2732-6 Limits (ns)		Test Conditions
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{ACC}$	Address to Output Delay		390		450		550	$\overline{CE} = \overline{OE} = V_{IL}$
$t_{CE}$	$\overline{CE}$ to Output Delay		390		450		550	$\overline{OE} = V_{IL}$
$t_{OE}$	Output Enable to Output Delay		120		120		120	$\overline{CE} = V_{IL}$
$t_{DF}$	Output Enable High to Output Float	0	100	0	100	0	100	$\overline{CE} = V_{IL}$
$t_{OH}$	Output Hold from Addresses, $\overline{CE}$ or $\overline{OE}$ , Whichever Occurred First	0		0		0		$\overline{CE} = \overline{OE} = V_{IL}$

**CAPACITANCE** [1]  $T_A = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ 

Symbol	Parameter	Typ.	Max.	Unit	Conditions
$C_{IN1}$	Input Capacitance Except $\overline{OE}/V_{PP}$	4	6	pF	$V_{IN} = 0\text{V}$
$C_{IN2}$	$\overline{OE}/V_{PP}$ Input Capacitance		20	pF	$V_{IN} = 0\text{V}$
$C_{OUT}$	Output Capacitance		12	pF	$V_{OUT} = 0\text{V}$

**A.C. TEST CONDITIONS**

Output Load: 1 TTL gate and  $C_L = 100\text{pF}$   
 Input Rise and Fall Times:  $\leq 20\text{ns}$   
 Input Pulse Levels: 0.8V to 2.2V  
 Timing Measurement Reference Level:  
 Inputs 1V and 2V  
 Outputs 0.8V and 2V

**A.C. WAVEFORMS** [2]**NOTES:**

1. THIS PARAMETER IS ONLY SAMPLED AND IS NOT 100% TESTED.
2. ALL TIMES SHOWN IN PARENTHESES ARE MINIMUM TIMES AND ARE NSEC UNLESS OTHERWISE SPECIFIED.
3.  $\overline{OE}$  MAY BE DELAYED UP TO  $t_{ACC} - t_{OE}$  AFTER THE FALLING EDGE OF  $\overline{CE}$  WITHOUT IMPACT ON  $t_{ACC}$ .
4.  $t_{DF}$  IS SPECIFIED FROM  $\overline{OE}$  OR  $\overline{CE}$ , WHICHEVER OCCURS FIRST.

## PROGRAMMING

The programming specifications are described in the Data Catalog PROM/ROM Programming Instructions Section.

### ABSOLUTE MAXIMUM RATINGS\*

Temperature Under Bias .....  $-10^{\circ}\text{C}$  to  $+80^{\circ}\text{C}$   
 Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$   
 All Input or Output Voltages with  
 Respect to Ground .....  $+6\text{V}$  to  $-0.3\text{V}$

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. AND OPERATING CHARACTERISTICS




$T_A = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ ,  $V_{CC} = +5\text{V} \pm 5\%$

### READ OPERATION

Symbol	Parameter	Limits			Unit	Conditions
		Min.	Typ. <sup>[1]</sup>	Max.		
$I_{LI1}$	Input Load Current (except $\overline{OE}/V_{PP}$ )			10	$\mu\text{A}$	$V_{IN} = 5.25\text{V}$
$I_{LI2}$	$\overline{OE}/V_{PP}$ Input Load Current			10	$\mu\text{A}$	$V_{IN} = 5.25\text{V}$
$I_{LO}$	Output Leakage Current			10	$\mu\text{A}$	$V_{OUT} = 5.25\text{V}$
$I_{CC1}$	$V_{CC}$ Current (Standby)		15	35	mA	$\overline{CE} = V_{IH}$ , $\overline{OE} = V_{IL}$
$I_{CC2}$	$V_{CC}$ Current (Active)		85	150	mA	$\overline{OE} = \overline{CE} = V_{IL}$
$V_{IL}$	Input Low Voltage	-0.1		0.8	V	
$V_{IH}$	Input High Voltage	2.0		$V_{CC}+1$	V	
$V_{OL}$	Output Low Voltage			0.45	V	$I_{OL} = 2.1\text{mA}$
$V_{OH}$	Output High Voltage	2.4			V	$I_{OH} = -400\mu\text{A}$

Note: 1. Typical values are for  $T_A = 25^{\circ}\text{C}$  and nominal supply voltages.

## TYPICAL CHARACTERISTICS





## 2732

### 32K (4K × 8) UV ERASABLE PROM

- **Fast Access Time:**
  - 390 ns Max. 2732-4
  - 450 ns Max. 2732
  - 550 ns Max. 2732-6

- **Industry Standard Pinout — JEDEC Approved**

- **Pin Compatible to Intel's EPROM Family: 2716, 2732A, 2764**

- **Output Enable for MCS-85™ and MCS-86™ Compatibility**

- **Low Power Dissipation:**
  - 150 mA Max. Active Current
  - 35 mA Max Standby Current


- **Single +5V ± 5% Power Supply**

The Intel® 2732 is a 32,768-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The 2732 operates from a single 5-volt power supply, has a standby mode, and features an output enable control. The total programming time for all bits is three and a half minutes. The 2732 family with an access time up to 390 ns enhances microprocessor system performance. This family, in conjunction with the 250 ns 2732A family, solves the problem of WAIT states due to slow memories.


An important 2732 feature is the separate output control, Output Enable ( $\overline{OE}$ ) from the Chip Enable control ( $\overline{CE}$ ). The  $\overline{OE}$  control eliminates bus contention in multiple bus microprocessor systems. Intel's Application Note AP-72 describes the microprocessor system implementation of the  $\overline{OE}$  and  $\overline{CE}$  controls on Intel's 2716 and 2732 EPROMs. AP-72 is available from Intel's Literature Department.

The 2732 has a standby mode which reduces the power dissipation without increasing access time. The maximum active current is 150 mA, while the maximum standby current is only 35 mA, a 75% savings. The standby mode is achieved by applying a TTL-high signal to the  $\overline{CE}$  input.

**2732**  
**PIN CONFIGURATION**



**2732A**  
**PIN CONFIGURATION**



#### PIN NAMES

A <sub>0</sub> -A <sub>11</sub>	ADDRESSES
$\overline{CE}$	CHIP ENABLE
$\overline{OE}$	OUTPUT ENABLE
O <sub>0</sub> -O <sub>7</sub>	OUTPUTS

#### MODE SELECTION

MODE	PINS $\overline{CE}$ (18)	$\overline{OE}/V_{pp}$ (20)	V <sub>CC</sub> (24)	OUTPUTS (9-11,13-17)
Read	V <sub>IL</sub>	V <sub>IL</sub>	+5	D <sub>OUT</sub>
Standby	V <sub>IH</sub>	Don't Care	+5	High Z
Program	V <sub>IL</sub>	V <sub>pp</sub>	+5	D <sub>IN</sub>
Program Verify	V <sub>IL</sub>	V <sub>IL</sub>	+5	D <sub>OUT</sub>
Program Inhibit	V <sub>IH</sub>	V <sub>pp</sub>	+5	High Z

#### BLOCK DIAGRAM

